CaROS/meta-intel
3
0
Fork 0
mirror of git://git.yoctoproject.org/meta-intel synced 2026-01-01 13:58:05 +00:00
Code Issues Packages Projects Releases Wiki Activity
9 Commits 50 Branches 167 Tags 8.7 MiB
BitBake 68%
Python 18.5%
Pascal 5.5%
HTML 2.6%
PHP 2.2%
Other 3.2%
67d526df13
Go to file
Tom Zanussi 67d526df13 crownbay: update kernel SRCREVs 
Update both crownbay and crownbay-noemgd kernel SRCREVs to incorporate
latest kernel changes (OHCI USB and AHCI SATA).

Signed-off-by: Tom Zanussi <tom.zanussi@intel.com>
2011-01-22 20:29:49 -06:00
meta-crownbay crownbay: update kernel SRCREVs 2011-01-22 20:29:49 -06:00
meta-emenlow meta-emenlow: upgrade to master 2010-12-28 00:42:24 -06:00
meta-n450 meta-n450: Add new BSP for BlackSand / n450 2011-01-03 16:46:14 -08:00
README README: new file 2010-12-09 13:46:39 -08:00

README 

meta-intel
==========

This is the location for Intel maintained BSP's