mirror of
git://git.yoctoproject.org/meta-intel
synced 2026-01-01 13:58:05 +00:00
The functionality previously added by these bbappends was already
handled in task-core-tools-profile.bb (now
packagegroup-core-tools-profile.bb), so remove these.
SYSTEMTAP = "systemtap"
SYSTEMTAP_mips = ""
LTTNGUST = "lttng-ust"
LTTNGUST_mips = ""
RDEPENDS_${PN} = "\
${PROFILETOOLS} \
${LTTNGUST} \
${SYSTEMTAP} \
${VALGRIND} \
Signed-off-by: Tom Zanussi <tom.zanussi@intel.com>
|
||
|---|---|---|
| common | ||
| conf | ||
| meta-cedartrail | ||
| meta-chiefriver | ||
| meta-crownbay | ||
| meta-emenlow | ||
| meta-fishriver | ||
| meta-fri2 | ||
| meta-jasperforest | ||
| meta-n450 | ||
| meta-romley | ||
| meta-sugarbay | ||
| meta-sys940x | ||
| meta-tlk | ||
| MAINTAINERS | ||
| README | ||
meta-intel ========== This is the location for Intel maintained BSPs. Please see the README files contained in the individual BSP layers for BSP-specific information.