mirror of
git://git.yoctoproject.org/meta-intel
synced 2026-01-01 13:58:05 +00:00
Update the SRCREVs to pull in the pch_uart locking fixes for preempt-rt. Signed-off-by: Darren Hart <dvhart@linux.intel.com> |
||
|---|---|---|
| common | ||
| conf | ||
| meta-cedartrail | ||
| meta-chiefriver | ||
| meta-crownbay | ||
| meta-emenlow | ||
| meta-fishriver | ||
| meta-fri2 | ||
| meta-jasperforest | ||
| meta-n450 | ||
| meta-romley | ||
| meta-sugarbay | ||
| meta-sys940x | ||
| meta-tlk | ||
| MAINTAINERS | ||
| README | ||
meta-intel ========== This is the location for Intel maintained BSPs. Please see the README files contained in the individual BSP layers for BSP-specific information.