CaROS/meta-intel
3
0
Fork 0
mirror of git://git.yoctoproject.org/meta-intel synced 2026-01-01 13:58:05 +00:00
Code Issues Packages Projects Releases Wiki Activity
5 Commits 50 Branches 167 Tags 8.7 MiB
BitBake 68%
Python 18.5%
Pascal 5.5%
HTML 2.6%
PHP 2.2%
Other 3.2%
ef1c55927c
Go to file
Tom Zanussi ef1c55927c meta-crownbay: update crownbay SRCREVs 
Update crownbay machine and meta SRCREVs to point the correct place in
the kernel tree.

In keeping with the 'self-contained' aspect of the BSP, also keep it
in the meta-crownbay layer.

Signed-off-by: Tom Zanussi <tom.zanussi@intel.com>
2011-01-03 16:45:27 -08:00
meta-crownbay meta-crownbay: update crownbay SRCREVs 2011-01-03 16:45:27 -08:00
meta-emenlow meta-emenlow: upgrade to master 2010-12-28 00:42:24 -06:00
README README: new file 2010-12-09 13:46:39 -08:00

README 

meta-intel
==========

This is the location for Intel maintained BSP's