mirror of
git://git.openembedded.org/meta-openembedded
synced 2026-01-04 16:10:10 +00:00
197453e127
Bug and security fixes. Fix patch fuzz as well to remove bitbake warning. Release notes available at: https://www.postgresql.org/docs/release/12.8/ https://www.postgresql.org/docs/release/12.9/ 12.8 fixes: CVE-2021-3677 12.9 fixes: CVE-2021-23214 CVE-2021-23222 Signed-off-by: Robert Joslyn <robert.joslyn@redrectangle.org> Signed-off-by: Armin Kuster <akuster808@gmail.com>
42 lines
1.4 KiB
Diff
42 lines
1.4 KiB
Diff
From b06a228a5fd1589fc9bed654b3288b321fc21aa1 Mon Sep 17 00:00:00 2001
|
|
From: "Richard W.M. Jones" <rjones@redhat.com>
|
|
Date: Sun, 20 Nov 2016 15:04:52 +0000
|
|
Subject: [PATCH] Add support for RISC-V.
|
|
|
|
The architecture is sufficiently similar to aarch64 that simply
|
|
extending the existing aarch64 macro works.
|
|
---
|
|
src/include/storage/s_lock.h | 5 +++--
|
|
1 file changed, 3 insertions(+), 2 deletions(-)
|
|
|
|
diff --git a/src/include/storage/s_lock.h b/src/include/storage/s_lock.h
|
|
index 3fe29ce..7cd578f 100644
|
|
--- a/src/include/storage/s_lock.h
|
|
+++ b/src/include/storage/s_lock.h
|
|
@@ -317,11 +317,12 @@ tas(volatile slock_t *lock)
|
|
|
|
/*
|
|
* On ARM and ARM64, we use __sync_lock_test_and_set(int *, int) if available.
|
|
+ * On RISC-V, the same.
|
|
*
|
|
* We use the int-width variant of the builtin because it works on more chips
|
|
* than other widths.
|
|
*/
|
|
-#if defined(__arm__) || defined(__arm) || defined(__aarch64__) || defined(__aarch64)
|
|
+#if defined(__arm__) || defined(__arm) || defined(__aarch64__) || defined(__aarch64) || defined(__riscv)
|
|
#ifdef HAVE_GCC__SYNC_INT32_TAS
|
|
#define HAS_TEST_AND_SET
|
|
|
|
@@ -338,7 +339,7 @@ tas(volatile slock_t *lock)
|
|
#define S_UNLOCK(lock) __sync_lock_release(lock)
|
|
|
|
#endif /* HAVE_GCC__SYNC_INT32_TAS */
|
|
-#endif /* __arm__ || __arm || __aarch64__ || __aarch64 */
|
|
+#endif /* __arm__ || __arm || __aarch64__ || __aarch64 || __riscv */
|
|
|
|
|
|
/*
|
|
--
|
|
2.9.3
|
|
|